
6 International Journal of Engineering Insights, (2023) 1:1
5 Conclusions
In this paper, low-latency algorithms for for fast and
accurate image feature extraction were successfully im-
plemented. A high-speed hardware design provides the
user with a set of common statistical image features
that can be leveraged for different applications.
Two Xilinx platforms with different hardware re-
sources were used to test the system with various im-
age sizes. Experimental results show that the proposed
design is highly efficient, with the ability to complete
computations in less than 3 ms, making it appropriate
for use in a control loop. These findings strongly sug-
gest that the system is well-suited for integration into
autonomous vehicle systems.
Given the use of the Xilinx’s xfOpencv library to
translate common computer vision operations from se-
quential software to parallel hardware, it should be easy
to extended the proposed system to extract other fea-
tures or perform different image operations in future
developments.
Acknowledgements
J. Gaia would particularly like to thank the High Per-
formance Computing and Networking Research Group
of the Escuela Polit´ecnica superior at Universidad Aut´o-
noma de Madrid for their cooperation.
Conflict of Interest
No potential conflict of interest was reported by the
author(s).
Funding
J.Gaia was funded by the Secretar´ıa de Ciencia, Tec-
nolog´ıa e Innovaci´on (SECITI) of San Juan through
an ”Aportes No Reembolsables(ANR): Formaci´on de
Recursos Humanos - Estad´ıas Cient´ıficas” program by
resolution number 022-SECITI-2020.
References
1. Y. Kadokawa, Y. Tsurumine, and T. Matsubara, “Bi-
narized p-network: Deep reinforcement learning of robot
control from raw images on fpga,” IEEE Robotics and
Automation Letters, 2021.
2. M. Ravi, A. Sewa, T. Shashidhar, and S. S. S. Sanaga-
pati, “Fpga as a hardware accelerator for computation
intensive maximum likelihood expectation maximization
medical image reconstruction algorithm,” IEEE Access,
2019.
3. X. Jiang, “Human tracking of track and field athletes
based on fpga and computer vision,” Microprocessors and
Microsystems, 2021.
4. S. Aldegheri, N. Bombieri, D. D. Bloisi, and A. Farinelli,
“Data flow orb-slam for real-time performance on em-
bedded gpu boards,” in 2019 IEEE/RSJ Int. Conf. on
Intelligent Robots and Systems (IROS). IEEE, 2019.
5. S. Liu, L. Liu, J. Tang, B. Yu, Y. Wang, and W. Shi,
“Edge computing for autonomous driving: Opportunities
and challenges,” Proceedings of the IEEE, 2019.
6. J. Webber, A. Mehbodniya, R. Teng, A. Arafa, and
A. Alwakeel, “Finger-gesture recognition for visible light
communication systems using machine learning,” Applied
Sciences, 2021.
7. S. Che, J. Li, J. W. Sheaffer, K. Skadron, and J. Lach,
“Accelerating compute-intensive applications with gpus
and fpgas,” in 2008 Symposium on Application Specific
Processors. IEEE, 2008.
8. D. Honegger, H. Oleynikova, and M. Pollefeys, “Real-
time and low latency embedded computer vision hard-
ware based on a combination of fpga and mobile cpu,”
in 2014 IEEE/RSJ Int. Conf. on Intelligent Robots and
Systems. IEEE, 2014.
9. M. Bouain, K. M. Ali, D. Berdjag, N. Fakhfakh, and R. B.
Atitallah, “An embedded multi-sensor data fusion design
for vehicle perception tasks.” J. Commun., vol. 13, no. 1,
pp. 8–14, 2018.
10. G. Bradski, “The OpenCV Library,” Dr. Dobb’s Journal
of Software Tools, 2000.
11. Y. Zhang, X. Yang, L. Wu, and J. H. Andrian, “A case
study on approximate fpga design with an open-source
image processing platform,” in 2019 IEEE Computer So-
ciety Annual Symposium on VLSI (ISVLSI). IEEE,
2019.
12. D. Younis and B. M. Younis, “Low cost histogram im-
plementation for image processing using fpga,” in IOP
Conference Series: Materials Science and Engineering.
IOP Publishing, 2020.
13. D. Tsiktsiris, D. Ziouzios, and M. Dasygenis, “A portable
image processing accelerator using fpga,” in 2018 7th
Int. Conf. on Modern Circuits and Systems Technolo-
gies (MOCAST). IEEE, 2018.
14. A. Linares-Barranco, F. Perez-Pena, D. P. Moeys,
F. Gomez-Rodriguez, G. Jimenez-Moreno, S.-C. Liu, and
T. Delbruck, “Low latency event-based filtering and fea-
ture extraction for dynamic vision sensors in real-time
fpga applications,” IEEE Access, 2019.
15. F. Siddiqui, S. Amiri, U. I. Minhas, T. Deng, R. Woods,
K. Rafferty, and D. Crookes, “Fpga-based processor ac-
celeration for image processing applications,” Journal of
Imaging, 2019.
16. L. Si´eler, C. Tanougast, and A. Bouridane, “A scalable
and embedded fpga architecture for efficient computation
of grey level co-occurrence matrices and haralick textures
features,” Microprocessors and Microsystems, 2010.
17. M. A. B. Atitallah, R. Kachouri, and H. Mnif, “A new
fpga accelerator based on circular buffer unit per orien-
tation for a fast and optimised glcm and texture feature
computation,” in 2019 IEEE International Conference
on Design & Test of Integrated Micro & Nano-Systems
(DTS). IEEE, 2019, pp. 1–6.
18. F. Vahid, Digital design with RTL design, VHDL, and
Verilog. John Wiley & Sons, 2010.
19. Xilinx, “Xilinx opencv library,” https://github.com/
Xilinx/xfopencv, 2017, [Online; accessed 13-February-
2023].